No edit summary |
No edit summary |
||
| (20 intermediate revisions by the same user not shown) | |||
| Line 56: | Line 56: | ||
===== Disable startup items ===== | ===== Disable startup items ===== | ||
Use the Startup tab within Taskman to snapshot the existing startup items and then disable everything. | Use the Startup tab within Taskman to snapshot the existing startup items and then disable everything. | ||
[[File:Taskman Startup tab.png|thumb|Startup tab in Taskman showing normal state before disabling for overclock testing|alt=|none]] | |||
===== Required Software ===== | |||
Download and install current versions of: | |||
* [https://www.amd.com/en/technologies/ryzen-master Ryzen Master] from AMD | |||
* [https://www.maxon.net/en/downloads/cinebench-r23-downloads Cinebench R23] from MAXON (from File -> Settings, set Minimum Test Duration to Off) | |||
===== Edit BIOS Settings ===== | |||
* XMP (aka DOCP) to ''Enable'' | |||
* CPU Core Voltage and CPU SOC Voltage to ''Auto'' | |||
* AMD Overclocking -> Precision Boost Overdrive to ''Advanced'' | |||
** initial limits: PPT 395, TDC 255, EDC 200, Max CPU Boost Clock Override 0, Platform Thermal Throttle Limit Auto, | |||
** Curve Optimizer: All cores, Neagative, 15 (15 is halfway) | |||
* Basics also required: | |||
** Re-Size BAR Support: Auto | |||
** SATA Mode: RAID | |||
===== Setting Up Ryzen Master ===== | |||
* Select Creator Mode (aka Default) and click Apply at the bottom. | |||
* Enable Histograms in Settings. Make sure CCD displays are expanded | |||
Cinebench R23 baseline | |||
* Run multi core, then single core. | |||
* Tune to failure, then to stable. On fail, lower magnitude by five. On success, raise by five | |||
Set screen saver to LONG timeout!!!! | |||
{| class="wikitable" | |||
|+ | |||
!Start Time | |||
!Settings | |||
!Result | |||
!Notes | |||
|- | |||
|09:00 | |||
|CO all core -15 | |||
|MC 20691 | |||
SC 1572 | |||
|Full run. On SC test, C 05 peaked around 4905 | |||
|- | |||
|10:00 | |||
|CO all core -20 (checkpoint) | |||
|MC 21287 | |||
SC 1576 | |||
|Full run. | |||
|- | |||
|11:00 | |||
|CO all core -25 | |||
| | |||
|Crash on MC test about 3 minutes in | |||
|- | |||
|11:12 | |||
|CO per core set all to -20 (checkpoint) | |||
|MC 21262 | |||
SC n/a | |||
|Full run on MC. Aborted SC after 3 minutes | |||
|- | |||
| | |||
|CO set to -25 on cores 0, 1, 2 | |||
| | |||
| | |||
|- | |||
| | |||
|CO set to -25 on cores 6,7,8 | |||
| | |||
|Some kind of fail. | |||
|- | |||
| | |||
|CO set to -25 on cores 6,7,8 one at a time | |||
| | |||
|No fails | |||
|- | |||
| | |||
|CO set to -25 on cores 9, 10,11, -20 on all others | |||
|MC 21367 | |||
SC n/a | |||
|Full run on MC, Aborted SC after 7 minutes | |||
|- | |||
|14:00 | |||
|CO set to -25 on cores 6,7,8, -20 on all others | |||
|MC 21368 | |||
|Full run on MC. Aborted SC after 5 minutes | |||
|- | |||
|14:23 | |||
|CO set to -25 on all except cores 6,7,8 which are at -20 | |||
|MC 21401 | |||
SC FAIL | |||
|Full run on MC, instant fail on SC | |||
|- | |||
|14:41 | |||
|CO -25 on 0-5 cores, 20 on 6-11 | |||
|MC FAIL | |||
| | |||
|- | |||
|15:40 | |||
|CO to -25 on cores 3,4,5, -20 all others | |||
|MC 21269 | |||
SC n/a | |||
|Full run on MC. Abort SC after 5 minutes. | |||
|- | |||
|15:55 | |||
|CO to -25 on cores 2,3,4,5, -20 all others | |||
|MC 21328 | |||
SC n/a | |||
|Abort SC after 5 minutes. | |||
|- | |||
|16:17 | |||
|CO to -30 on cores 2,3,4,5, -20 all others | |||
|MC FAIL | |||
|MC fail in first couple minutes | |||
|- | |||
|16:22 | |||
|CO to -25 on cores 2,3,4,5,9,10,11, -20 all others | |||
|MC FAIL | |||
|MC fail about halfway through | |||
|- | |||
|16:35 | |||
|CO to -25 on cores 1,2,3,4,5, -20 all others | |||
|MC FAIL | |||
|Almost to end of MC before crash | |||
|- | |||
|16:48 | |||
|CO to -25 on cores 2,3,4,5, -20 all others | |||
|MC FAIL | |||
|MC failed a few minutes in | |||
|- | |||
|16:54 | |||
|CO to -25 on cores 3,4,5, -20 all others | |||
| | |||
| | |||
|- | |||
| | |||
| | |||
|MC 21188 | |||
|Wrote CO stable to BIOS | |||
|} | |||
Latest revision as of 18:40, 17 October 2021
The GIGABYTE X570 AORUS Master is an AM4 motherboard that includes support for the AMD Ryzen™ 5000 Series/ Ryzen™ 5000 G-Series/ Ryzen™ 4000 G-Series/ 3rd Gen Ryzen™/ 2nd Gen Ryzen™/ 2nd Gen Ryzen™ with Radeon™ Vega Graphics/ Ryzen™ with Radeon™ Vega Graphics Processors.
- Vendor support downloads (including BIOS updates)
- YouTube: How to Quickly Overclock with Ryzen Master (TheGrayingTech)
1 Overclocking[edit | edit source]
1.1 Terminology[edit | edit source]
| Term | Name | Definiton | Notes |
|---|---|---|---|
| PPT | Package Power Tracking | How many watts delivered to CPU socket |
|
| TDC | Thermal Design Current | Current delivered to processor during high temperature periods (i.e. 70C-90C) |
|
| EDC | Electrical Design Current | Current flowing to processor during high voltage periods, typically during all-core loads |
|
| TDP | Processors |
|---|---|
| 105w | 3800x, 3800xt, 3900x, 3900xt, 5800x, 5900x, 5950x |
| 95w | 3600x, 3600xt (can be treated as 105w) |
| 65w | 3600, 3700x, 5600G, 5700G, 5600x |
1.2 Steps[edit | edit source]
1.2.1 Disable startup items[edit | edit source]
Use the Startup tab within Taskman to snapshot the existing startup items and then disable everything.

1.2.2 Required Software[edit | edit source]
Download and install current versions of:
- Ryzen Master from AMD
- Cinebench R23 from MAXON (from File -> Settings, set Minimum Test Duration to Off)
1.2.3 Edit BIOS Settings[edit | edit source]
- XMP (aka DOCP) to Enable
- CPU Core Voltage and CPU SOC Voltage to Auto
- AMD Overclocking -> Precision Boost Overdrive to Advanced
- initial limits: PPT 395, TDC 255, EDC 200, Max CPU Boost Clock Override 0, Platform Thermal Throttle Limit Auto,
- Curve Optimizer: All cores, Neagative, 15 (15 is halfway)
- Basics also required:
- Re-Size BAR Support: Auto
- SATA Mode: RAID
1.2.4 Setting Up Ryzen Master[edit | edit source]
- Select Creator Mode (aka Default) and click Apply at the bottom.
- Enable Histograms in Settings. Make sure CCD displays are expanded
Cinebench R23 baseline
- Run multi core, then single core.
- Tune to failure, then to stable. On fail, lower magnitude by five. On success, raise by five
Set screen saver to LONG timeout!!!!
| Start Time | Settings | Result | Notes |
|---|---|---|---|
| 09:00 | CO all core -15 | MC 20691
SC 1572 |
Full run. On SC test, C 05 peaked around 4905 |
| 10:00 | CO all core -20 (checkpoint) | MC 21287
SC 1576 |
Full run. |
| 11:00 | CO all core -25 | Crash on MC test about 3 minutes in | |
| 11:12 | CO per core set all to -20 (checkpoint) | MC 21262
SC n/a |
Full run on MC. Aborted SC after 3 minutes |
| CO set to -25 on cores 0, 1, 2 | |||
| CO set to -25 on cores 6,7,8 | Some kind of fail. | ||
| CO set to -25 on cores 6,7,8 one at a time | No fails | ||
| CO set to -25 on cores 9, 10,11, -20 on all others | MC 21367
SC n/a |
Full run on MC, Aborted SC after 7 minutes | |
| 14:00 | CO set to -25 on cores 6,7,8, -20 on all others | MC 21368 | Full run on MC. Aborted SC after 5 minutes |
| 14:23 | CO set to -25 on all except cores 6,7,8 which are at -20 | MC 21401
SC FAIL |
Full run on MC, instant fail on SC |
| 14:41 | CO -25 on 0-5 cores, 20 on 6-11 | MC FAIL | |
| 15:40 | CO to -25 on cores 3,4,5, -20 all others | MC 21269
SC n/a |
Full run on MC. Abort SC after 5 minutes. |
| 15:55 | CO to -25 on cores 2,3,4,5, -20 all others | MC 21328
SC n/a |
Abort SC after 5 minutes. |
| 16:17 | CO to -30 on cores 2,3,4,5, -20 all others | MC FAIL | MC fail in first couple minutes |
| 16:22 | CO to -25 on cores 2,3,4,5,9,10,11, -20 all others | MC FAIL | MC fail about halfway through |
| 16:35 | CO to -25 on cores 1,2,3,4,5, -20 all others | MC FAIL | Almost to end of MC before crash |
| 16:48 | CO to -25 on cores 2,3,4,5, -20 all others | MC FAIL | MC failed a few minutes in |
| 16:54 | CO to -25 on cores 3,4,5, -20 all others | ||
| MC 21188 | Wrote CO stable to BIOS |